



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/563,120	01/03/2006	Kohichi Morino	R2184.0472/P-472	8029
24998	7590	03/16/2009	EXAMINER	
DICKSTEIN SHAPIRO LLP 1825 EYE STREET NW Washington, DC 20006-5403			O'TOOLE, COLLEEN J	
ART UNIT	PAPER NUMBER			
	2816			
MAIL DATE	DELIVERY MODE			
03/16/2009	PAPER			

**Please find below and/or attached an Office communication concerning this application or proceeding.**

The time period for reply, if any, is set in the attached communication.

<b>Office Action Summary</b>	<b>Application No.</b> 10/563,120	<b>Applicant(s)</b> MORINO ET AL.
	<b>Examiner</b> COLLEEN OTOOLE	<b>Art Unit</b> 2816

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --  
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If no period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED. (35 U.S.C. § 133).

Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

#### Status

1) Responsive to communication(s) filed on 01 December 2008.

2a) This action is FINAL.      2b) This action is non-final.

3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

#### Disposition of Claims

4) Claim(s) 1-12 is/are pending in the application.

4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.

5) Claim(s) \_\_\_\_\_ is/are allowed.

6) Claim(s) 1-12 is/are rejected.

7) Claim(s) \_\_\_\_\_ is/are objected to.

8) Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

#### Application Papers

9) The specification is objected to by the Examiner.

10) The drawing(s) filed on \_\_\_\_\_ is/are: a) accepted or b) objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).

11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

#### Priority under 35 U.S.C. § 119

12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).

a) All    b) Some \* c) None of:

1. Certified copies of the priority documents have been received.
2. Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

#### Attachment(s)

1) Notice of References Cited (PTO-892)

2) Notice of Draftsperson's Patent Drawing Review (PTO-948)

3) Information Disclosure Statement(s) (PTO/SB/08)  
Paper No(s)/Mail Date \_\_\_\_\_

4) Interview Summary (PTO-413)  
Paper No(s)/Mail Date \_\_\_\_\_

5) Notice of Informal Patent Application

6) Other: \_\_\_\_\_

## DETAILED ACTION

### *Response to Amendment*

In response to the amendment filed December 1, 2008, the rejection of claims 1-7 under 35 U.S.C. 112, second paragraph as being indefinite has been withdrawn.

Claims 1-12 are rejected on the grounds below.

### *Claim Rejections - 35 USC § 103*

1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

2. Claims 1-5 and 7 are rejected under 35 U.S.C. 103(a) as being unpatentable over Matsuda et al. (U.S. Patent 5,861,771, as recited in the Information Disclosure Statement filed January 3, 2006, hereafter Matsuda) in view of Pulvirenti et al. (U.S. Patent 6,157,176, hereafter Pulvirenti).

Claim 1: Matsuda teaches a semiconductor device (Figure 4) comprising:

a high-breakdown-voltage regulator (circuit generating  $V_{cc1}$  of 7);  
a low-breakdown-voltage regulator comprising a second reference voltage generating circuit (41) configured to receive the regulated output voltage ( $V_R$ ) from the high-breakdown-voltage regulator (output of 7) to generate a second reference voltage ( $V_{REF}$ ) and a second differential amplifier circuit (51) configured to receive the second

reference voltage ( $V_{ref}$ ) from the reference voltage generating circuit (41) to produce a drive voltage ( $V_c$ );

an output driver (63) structured as a high-breakdown-voltage component (via  $V_{cc1}$ ) and configured to operate based on the drive voltage ( $V_c$ ), wherein the output driver is a MOS transistor (column 6 lines 45-46); and

resistors ( $R_3$  and  $R_4$ ) connected in series to the output driver (63) to divide an output voltage of the output driver ( $V_{cc2}$ ) and feed the divided voltage ( $V_t$ ) back to the second differential amplifier circuit (51).

Matsuda does not teach the circuitry which generates voltage  $VCC1$  of 7 in Figure 4. Pulvirenti teaches a voltage regulator (Figure 1) configured to operate at a high input voltage (VBAT) to produce a regulated output voltage that is lower than the high input voltage (inherent), said regulator comprising resistors (R1, R2) connected in series to divide a voltage output (VOUT) from a transistor (M1) connected to a power supply line (VBAT), said transistor (M1) having a gate (G) connected to a first differential amplifier circuit (OP1) configured to receive a first input (power input) from a first reference voltage generating circuit (2) and a second input (-) as a feedback voltage divided by said resistors (R1, R2), said first differential amplifier being driven by said high input voltage (VBAT as input to 2). It would have been obvious to one of ordinary skill in the art at the time the invention was made to have used the voltage regulator taught by Pulvirenti to generate the voltage  $V_{cc1}$  taught by Matsuda to optimize the size of the circuit (column 1 lines 19-21). Moreover, the selection of something based on its known suitability for its intended use has been held to support a

*prima facie* case of obviousness. *Sinclair & Carroll Co. v. Interchemical Corp.*, 325 U.S. 327, 65 USPQ 297 (1945).

Claim 2: Matsuda further teaches that the high-breakdown-voltage output driver (6) is a MOS transistor with gate oxide film having a first thickness (column 2 lines 41-44).

Claim 3: The combined circuit further teaches that the high-breakdown-voltage regulator (Figure 1 of Pulvirenti and Figure 4 of Matsuda) comprises a high-breakdown-voltage MOS transistor with a gate oxide film having a second thickness greater than the first thickness (inherent because the sizes of 4, 5 and 6 are reduced; column 2 lines 41-44).

Claim 4: Matsuda further teaches that the output driver (63; Figure 4) is a P-channel MOS transistor (from Figure 4), the semiconductor device further comprising a diode (11) inserted between the gate and the source of the P-channel MOS transistor (63 of Matsuda) having a reverse breakdown voltage lower than an oxide breakdown voltage of the P-channel MOS transistor (Abstract).

Claim 5: Claim 5 recites the same limitations as claim 4, but using an N-channel MOS transistor. It would have been obvious to one of ordinary skill in the art at the time the invention was made to have used an N-channel MOS transistor instead of a P-channel MOS transistor and therefore claim 5 is rejected for the same reasons as claim 4 above.

The selection of something based on its known suitability for its intended use has been held to support a *prima facie* case of obviousness. *Sinclair & Carroll Co. v. Interchemical Corp.*, 325 U.S. 327, 65 USPQ 297 (1945).

Claim 7: Matsuda further teaches that the output driver is a P-channel MOS transistor (63; Figure 4), the semiconductor device further comprising a constant current inverter inserted between a power supply line and the output driver, the constant current inverter (6) comprising:

- a first N-channel MOS transistor (61) to which the first reference voltage (Vref) generated by the reference voltage generating circuit is supplied (via 51);
- a first P-channel MOS transistor (62) connected in series to the first N-channel MOS transistor (61) to produce a constant current (mirrors current from 61);
- a second P-channel MOS transistor (63) defining a constant current circuit under a current mirror configuration (mirrors current from 62); and

Matsuda does not explicitly teach a second N-channel MOS transistor to which the drive voltage output from the differential amplifier circuit is supplied. However, it is known in the art to use self-biased MOS transistors to be resistive components R3 and R4. Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have used a second N-channel MOS transistor to drive the voltage output from the differential amplifier for resistor R3. The selection of something based on its known suitability for its intended use has been held to support a *prima facie*

case of obviousness. *Sinclair & Carroll Co. v. Interchemical Corp.*, 325 U.S. 327, 65 USPQ 297 (1945).

Claim 12: Matsuda further teaches that the low-breakdown-voltage output driver (41) is a MOS transistor with gate oxide film having a first thickness (column 2 lines 41-44).

3. Claim 6 is rejected under 35 U.S.C. 103(a) as being unpatentable over Matsuda in view of Pulvirenti, and further in view of Iravani (U.S. Patent 5,936,460). Matsuda further teaches that the output driver (63; Figure 4) is a P-channel MOS transistor (as seen in Figure 4). Neither Matsuda nor Pulvirenti teach a constant current inverter circuit. Iravani teaches constant current circuit (Figure 2) inserted between the differential amplifier circuit ( $V_{cc1}$  of Matsuda) and the output driver (63 of Matsuda), the constant current inverter comprising:

a constant current circuit ( $I_{ref2}$ ) connected between a power supply line ( $V_{dd}$ ) and the output driver (63 of Matsuda); and

a MOS transistor (61 of Matsuda) controlled by the drive voltage output ( $V_c$  of Matsuda) from the differential amplifier circuit (51 of Matsuda).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to have used the current source taught by Iravani in the regulator circuit taught by Matsuda to provide a stable, noise-free output current (column 1 lines 16-18, column 3 lines 58-59 of Iravani, where the internal circuits of Matsuda require high precision; column 3 lines 16-21).

4. Claims 8 and 11 are rejected under 35 U.S.C. 103(a) as being unpatentable over Matsuda in view of Iravani, further in view of Negoro et al. (JP2002270781A as recited on the Information Disclosure Statement filed January 3, 2006, hereafter Negoro), and further in view of Mizoe (JP2000-284843A).

Claim 8: Matsuda teaches a semiconductor device (Figure 4) comprising:

a reference voltage generating circuit (41) configured to generate a reference voltage ( $V_{ref}$ );

a second differential amplifier circuit (51) configured to receive the reference voltage ( $V_{ref}$ ) and generates a drive voltage ( $V_c$ );

an output driver (63) configured to operate based on the drive voltage ( $V_c$ ), wherein the output driver is a MOS transistor (column 6 lines 45-46);

resistors (R3 and R4) connected in series to the output driver (63) to divide an output voltage ( $V_{cc2}$ ) of the output driver (63) and feed the divided voltage ( $V_f$ ) back to the second differential amplifier circuit (51).

Matsuda does not teach a constant current circuit. Iravani teaches a constant current circuit (Figure 2) inserted between a power supply line ( $V_{dd}$ ) and a combination of the reference voltage generating circuit ( $I_{ref1}$  connected to  $V_{ref}$  of Matsuda) and the second differential amplifier circuit ( $I_{ref2}$  connected to 61 of Matsuda). It would have been obvious to one of ordinary skill in the art at the time the invention was made to have used the current source taught by Iravani in the regulator circuit taught by Matsuda to provide a stable, noise-free output current (column 3 lines 58-59). Neither Matsuda

nor Iravani teach a diode having a reverse breakdown voltage lower than an oxide breakdown voltage of the MOS transistor. Negoro teaches a diode (11; Figure 1) inserted between a gate and a source of the MOS transistor (5 corresponding to 63 of Matsuda), the diode (11) having a reverse breakdown voltage lower than an oxide breakdown voltage of the MOS transistor (Abstract, where the reverse breakdown of the protective diode is about half the gate-oxide-film breakdown voltage of the transistor 5). It would have been obvious to one of ordinary skill in the art at the time the invention was made to have used the diode taught by Negoro in the combined circuit taught by Matsuda and Iravani to prevent damage to the gate oxide film of a transistor (Abstract).

Neither Matsuda, Iravani, nor Negoro teach the inherent circuit which generates voltage VCC1 of 7 in Figure 4. Mizoe teaches a first reference voltage generating circuit (2; Figure 1) configured to generate a first reference voltage ( $V_{ref}$ ) from a high input voltage ( $V_{IN}$ ), said first reference voltage ( $V_{ref}$ ) being lower than the high input voltage (maximum output is 0.3V; Abstract); a second reference voltage generating circuit configured to generate a second reference voltage ( $V_{OUT}$ ), said second reference voltage generating circuit comprising resistors (R1, R2) connected in series to divide a voltage output ( $V_{OUT}$ ) from a transistor (M0) connected to a power supply line ( $V_{IN}$ ), said transistor (M0) having a gate connected to a first differential amplifier circuit (1) receiving a first input (-) from a first reference voltage generating circuit (2) and a second input (+) as a feedback voltage divided by said resistors (R1, R2), said first differential amplifier (1) being driven by said high input voltage ( $V_{IN}$ ). It would have been obvious to one of ordinary skill in the art at the time the invention was made to have

used the voltage regulator taught by Pulvirenti to generate the voltage  $V_{CC1}$  taught by Matsuda to optimize the size of the circuit (column 1 lines 19-21). Moreover, the selection of something based on its known suitability for its intended use has been held to support a *prima facie* case of obviousness. *Sinclair & Carroll Co. v. Interchemical Corp.*, 325 U.S. 327, 65 USPQ 297 (1945).

Claim 11: Iravani further teaches that the constant current circuit (Figure 2) includes multiple MOS transistors connected in series to form a multi-stage constant current circuit (61 of Matsuda is in series with m1 of Iravani).

5. Claims 9 and 10 are rejected under 35 U.S.C. 103(a) as being unpatentable over Matsuda, Iravani, Negoro and Mizoe as applied to claim 8 above, and further in view of Menegoli et al. (U.S. Patent Application Publication 2004/0046532, hereafter Menegoli). Matsuda, Iravani, Mizoe and Negoro teach the circuit as recited in claim 8 above. Neither Matsuda, Iravani, Mizoe nor Negoro teaches that the constant current circuit (7; Figure 6) is structured by depression-mode or enhancement mode NMOS or PMOS transistor. Menegoli teaches that MOSFET transistors can be made either enhancement or depletion by adjusting the surface concentration of the channel region. Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have used enhancement or depletion mode NMOS or PMOS transistors to adjust the threshold of the NMOS or PMOS transistors ([0020]).

***Response to Arguments***

6. Applicant's arguments filed December 1, 2008 have been fully considered but they are not persuasive.
7. Applicant asserts that Pulvirenti does not teach that the differential amplifier is driven by said high input voltage. Examiner respectfully disagrees. The voltage VCP which drives the differential amplifier OP1 in Figure 1 is dependent on the high input voltage VBAT and therefore, the voltage VBAT drives the charge pump generating VCP and the differential amplifier OP1.
8. Applicant further asserts that Matsuda's  $V_{CC}$  and  $V_R$  are not regulated. Examiner respectfully disagrees. The voltage  $V_{CC1}$  is generated by the regulated voltage circuit as taught by Pulvirenti. Furthermore, the limitation "configured to receive the regulated output voltage from the high-breakdown-voltage regulator to generate a second reference voltage" does not preclude a power supply input to the differential amplifier 41 taught by Matsuda, which enables the second reference voltage generating circuit to output the reference voltage.
9. Applicant's arguments with respect to claims 8-11 have been considered but are moot in view of the new ground(s) of rejection.

***Conclusion***

10. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP

§ 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to COLLEEN O'TOOLE whose telephone number is (571)270-1273. The examiner can normally be reached on M-F 8:30-5:00pm EST.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Lincoln Donovan can be reached on (571) 272-1988. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/QUAN TRA/  
Primary Examiner, Art Unit 2816

/C. O./  
Examiner, Art Unit 2816